

FIG. 1







FIG. 2




**FIG. 3A**



**FIG. 3B**



**FIG. 4A**



**FIG. 4B**







FIG. 5




**FIG. 6A**



**FIG. 6B**



**FIG. 7**



The diagram illustrates a PLL system with frequency feedback. It includes a Phase Detector (810) and a Frequency Detector (818). The Phase Detector (810) receives a reference signal (805) and a feedback signal (530). It outputs SPEED-UP1 and SLOW-DOWN1 signals to a Phase Detector Charge Pump (816). The Frequency Detector (818) receives the same feedback signal (530) and outputs SPEED-UP2 and SLOW-DOWN2 signals to a Frequency Detector Charge Pump (824). Both charge pumps output to a VCO (535). The VCO output passes through a resistor (533) and a capacitor (534) to a feedback divider (826), which outputs the feedback signal (530). The VCO output also branches off to a MUX (828), which is controlled by a MUX CONTROL signal (830). The MUX output is CK4 (544), which is also fed back to the Phase Detector (810). The VCO output is also fed back to the Frequency Detector (818). The output of the Frequency Detector (818) is DATA (530), which is also fed back to the Phase Detector (810). The output of the Phase Detector (810) is CK2 (545), which is also fed back to the Frequency Detector (818). The output of the Phase Detector (810) is also fed back to the Frequency Detector (818). The output of the Phase Detector (810) is also fed back to the Frequency Detector (818). The output of the Phase Detector (810) is also fed back to the Frequency Detector (818).








FIG. 9



818 




FIG. 11




FIG. 12




FIG. 13A




FIG. 13B




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18







FIG 19



**FIG20**

